Datasheet

1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V-
V+PWR
V+PWR
V+PWR
V
OUT
V
OUT
V PWR-
V PWR-
T
SENSE
V-
V-
V+
T
FLAG
E/S
+IN
-IN
V
DIG
I
FLAG
I
SET
V-
PowerPAD
HeatSink
(Locatedon
topside)
(2)
(2)PowerPADisinternallyconnectedtoV .-
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V-
V+
T
FLAG
E/S
+IN
-IN
V
DIG
I
FLAG
I
SET
V-
V-
V+PWR
V+PWR
V+PWR
V
OUT
V
OUT
V PWR-
V PWR-
T
SENSE
V-
PowerPAD
HeatSink
(Locatedon
bottomside)
(1)
(1)PowerPADisinternallyconnectedtoV ,
Soldering the PowerPAD to the PCB is
always required, even with applications that
havelowpowerdissipation.
-
OPA564
SBOS372E –OCTOBER 2008– REVISED JANUARY 2011 www.ti.com
PIN CONFIGURATIONS
OPA564AIDWP OPA564AIDWD
HSOP-20 HSOP-20
PowerPAD on Bottom PowerPAD on Top
PIN DESCRIPTIONS
OPA564AIDWP OPA564AIDWD
(PAD DOWN) (PAD UP)
PIN NO. PIN NO. NAME DESCRIPTION
1, 10, 11, 20 1, 10, 11, 20 V– –Supply for Amplifier, PWR Out, and Metal PowerPAD
2 19 V+ +Supply for Signal Amplifier
Thermal Over Temperature Flag; flag is high when alarmed and device has
3 18 T
FLAG
gone into thermal shutdown.
4 17 E/S Enable/Shutdown Output Stage; take E/S low to shut down output
5 16 +IN Noninverting Op Amp Input
6 15 –IN Inverting Op Amp Input
+Supply for Digital Flag and E/S (referenced to V–).
7 14 V
DIG
Valid Range is (V–) + 3.0V ≤ V
DIG
≤ (V–) + 5.5V.
8 13 I
FLAG
Current Limit Flag; Active High
9 12 I
SET
Current Limit Set (see Applications Section)
12 9 T
SENSE
Temperature Sense Pin for use with TMP411
13, 14 7, 8 V– PWR –Supply for Power Output Stage
15, 16 5, 6 V
OUT
Output Voltage; R
O
is high impedance when shut down
17, 18, 19 3, 4, 2 V+ PWR +Supply for Power Output Stage
6 Submit Documentation Feedback © 2008–2011, Texas Instruments Incorporated
Product Folder Link(s): OPA564