Datasheet

10k
1k
100
10
1
0.1
0.01
Impedance( )W
10 100
1k 10k 100k 1M 10M 100M
Frequency(Hz)
I =0Adc
Gain=1V/V
OUT
50
40
30
20
10
0
10-
InputBiasCurrent(pA)
-12
-10 -8 -6
-4 -2
0
2 4
6 8 10
Common-ModeVoltage(V )
CM
2V/div
Time(100ns/div)
R =10k
R =100
V = 6V
W
W
-
F
LOAD
OUT
V
OUT
E/S
V-
0V
V
OUT
CH1:
0V
CH2:
0V
E/S
Time(500 s/div)m
1V/div
R =100 ,G=+1
LOAD
W
V =1V
IN
R =10k
R =100
V = 6V
W
W
-
F
LOAD
OUT
2V/div
Time(1 s/div)m
V
OUT
E/S
V-
0V
60
50
40
30
20
10
0
10
20
30
40
-
-
-
-
Current Limit Error (%)
10k 15k 20k 25k 30k 35k 40k 45k 50k 55k 60k
R ( )W
SET
Mean
Mean +3
Mean 3
s
- s
OPA564
SBOS372E –OCTOBER 2008– REVISED JANUARY 2011 www.ti.com
TYPICAL CHARACTERISTICS (continued)
At T
CASE
= +25°C, V
S
= ±12V, R
LOAD
= 20kΩ to GND, R
SET
= 7.5kΩ, and E/S pin enabled, unless otherwise noted.
INPUT BIAS CURRENT vs
CLOSED-LOOP OUTPUT IMPEDANCE (No Load) COMMON-MODE VOLTAGE
Figure 25. Figure 26.
ENABLE RESPONSE
R
LOAD
= 100Ω SHUTDOWN TIME (INVERTING CONFIGURATION)
Figure 27. Figure 28.
ENABLE TIME (INVERTING CONFIGURATION) CURRENT LIMIT PERCENT ERROR vs R
SET
Figure 29. Figure 30.
12 Submit Documentation Feedback © 2008–2011, Texas Instruments Incorporated
Product Folder Link(s): OPA564