Datasheet

OPA320, OPA2320
OPA320S, OPA2320S
SBOS513E AUGUST 2010REVISED JUNE 2013
www.ti.com
ELECTRICAL CHARACTERISTICS: V
S
= +1.8V to +5.5V or ±0.9V to ±2.75V (continued)
Boldface limits apply over the specified temperature range, T
A
= –40°C to +125°C.
At T
A
= +25°C, R
L
= 10kΩ connected to V
S
/2, V
CM
= V
S
/2, V
OUT
= V
S
/2, and SHDN x = V
S+
, unless otherwise noted.
OPA320, OPA320S, OPA2320, OPA2320S
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
OUTPUT
R
L
= 10kΩ 10 20 mV
Voltage output swing from
V
O
both rails
R
L
= 2kΩ 25 35 mV
R
L
= 10kΩ 30 mV
Over temperature
R
L
= 2kΩ 45 mV
Short-circuit current I
SC
V
S
= 5.5V ±65 mA
Capacitive load drive C
L
See Typical Characteristics
Open-loop output resistance R
O
I
O
= 0mA, f = 1MHz 90 Ω
SHUTDOWN
(3)
All amplifiers disabled, SHDN = V– 0.1 0.5 μA
Quiescent current per amplifier I
QSD
OPA2320S only, SHDN A = V
S–
, SHDN B = V
S+
1.6 mA
OPA2320S only, SHDN A = V
S+
, SHDN B = V
S–
1.6 mA
High-level input voltage V
IH
Amplifier enabled, V
S–
+ 0.7 [(V
S+
) + |V
S–
|] 0.7 × V
S+
5.5 V
Low-level input voltage V
IL
Amplifier disabled, V
S–
+ 0.3 [(V
S+
) + |V
S–
|] 0.3 × V
S+
V
G = 1, V
OUT
= 0.1 × V
S
/2, full shutdown
(5)
20 μs
Amplifier enable time
(4)
t
ON
OPA2320S only, partial shutdown
(5)
6
Amplifier disable time
(4)
t
OFF
G = 1, V
OUT
= 0.1 × V
S
/2 3 μs
V
IH
= 5V 0.13 μA
SHDN pin input bias current (per pin)
V
IL
= 0V 0.04 μA
POWER SUPPLY
Specified voltage range V
S
1.8 5.5 V
Quiescent current per amplifier I
Q
OPA320, OPA320S I
O
= 0mA, V
S
= +5.5V 1.5 1.75 mA
Over temperature I
O
= 0mA, V
S
= +5.5V 1.85 mA
OPA2320, OPA2320S I
O
= 0mA, V
S
= +5.5V 1.45 1.6 mA
Over temperature I
O
= 0mA, V
S
= +5.5V 1.7 mA
Power-on time V+ = 0V to 5V, to 90% I
Q
level 28 μs
TEMPERATURE
Specified range –40 +125 °C
Operating range –40 +150 °C
(3) Specified by design and characterization; not production tested.
(4) Disable time (t
OFF
) and enable time (t
ON
) are defined as the time between the 50% point of the signal applied to the SHDN pin and the
point at which the output voltage reaches the 10% (disable) or 90% (enable) level.
(5) Full shutdown refers to the dual OPA2320S having both A and B channels disabled (SHDN A = SHDN B = V
S–
). For partial shutdown,
only one SHDN pin is exercised; in this mode, the internal biasing and oscillator remain operational and the enable time is shorter.
4 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: OPA320 OPA2320 OPA320S OPA2320S