Datasheet

OPA2673
SBOS382F –JUNE 2008–REVISED MAY 2010 www.ti.com
ELECTRICAL CHARACTERISTICS: V
S
= ±6V (continued)
At T
A
= +25°C, A0 = A1 = 0 (full power), G = +4V/V, R
F
= 402Ω, and R
L
= 100Ω, unless otherwise noted. See
Figure 76 for ac performance only. Single channel specifications, except where noted.
OPA2673IRGV
MIN/MAX OVER
TYP TEMPERATURE
0°C to –40°C to MIN/ TEST
PARAMETER CONDITIONS +25°C +25°C
(2)
70°C
(3)
+85°C
(3)
UNIT MAX LEVEL
(1)
DC PERFORMANCE (continued)
Noninverting input bias current V
CM
= 0V ±5 ±25 ±27 ±28 mA max A
Noninverting input bias current drift V
CM
= 0V ±45 ±47 mA/°C max B
Noninverting input bias current matching V
CM
= 0V ±0.5 ±5 ±6 ±7 mA max A
Inverting input bias current V
CM
= 0V ±6 ±48 ±52 ±55 mA max A
Inverting input bias current drift V
CM
= 0V ±90 ±110 mA/°C max B
Inverting input bias current matching V
CM
= 0V ±6 ±25 ±30 ±30 mA max A
INPUT
(5)
Common-mode input range
(6)
±3.6 ±3.5 ±3.3 ±3.2 V min A
Common-mode rejection ratio V
CM
= 0V, Input-referred 56 50 48 47 dB min A
Noninverting input impedance 1.5 || MΩ || pF typ C
1.5
Inverting input resistance Open-loop 32 16 Ω min B
Inverting input resistance Open-loop 32 40 Ω max B
Shutdown isolation G = +4V/V, f = 1MHz, A
1
= A
0
= 1 85 dB typ C
OUTPUT
Voltage output swing No load ±4.9 ±4.8 ±4.75 ±4.7 V min A
100Ω load ±4.8 ±4.75 ±4.7 ±4.65 V min B
25Ω load ±4.7 ±4.5 ±4.45 ±4.4 V min A
Output current at full power (peak) R
L
= 4Ω, A1 = 0, A0 = 0 ±700 ±460 ±440 ±425 mA min A
Output current at 75% bias (peak) R
L
= 4Ω, A1 = 0, A0 = 1 ±500 ±350 ±325 ±300 mA min A
Output current at 50% bias (peak) R
L
= 4Ω, A1 = 1, A0 = 0 ±180 ±120 ±115 ±110 mA min A
Short-cIrcuit current V
O
= 0V ±800 mA typ C
Closed-loop output impedance at full power G = +4V/V, f ≤ 100kHz, A1 = 0, A0 = 0 0.01 Ω typ C
Closed-loop output impedance at 75% bias G = +4V/V, f ≤ 100kHz, A1 = 0, A0 = 1 0.01 Ω typ C
Closed-loop output impedance at 50% bias G = +4V/V, f ≤ 100kHz, A1 = 1, A0 = 0 0.01 Ω typ C
Output impedance at shutdown 25 || 4 kΩ || pF typ C
Output switching glitch Inputs at GND ±20 mV typ C
POWER CONTROL
Maximum logic 0 A1, A0, V
S
= ±6V 0.8 0.8 0.8 V max A
Minimum logic 1 A1, A0, V
S
= ±6V 2 2 2 V min A
Logic input current A0, A1 = 0, each line 6 8 9 10 mA max A
A0, A1 = 1, each line –50 –110 –125 –150 mA min A
(5) Current is considered positive-out-of node. V
CM
is the input common-mode voltage.
(6) Tested < 3dB below minimum CMRR specifications at ±CMIR limits.
4 Submit Documentation Feedback Copyright © 2008–2010, Texas Instruments Incorporated
Product Folder Link(s): OPA2673