Datasheet

P2REN.x
00
01
10
11
P2DIR.x
00
01
10
11
P2OUT.x
Module X OUT
TA0.2
TA1.2
P2SEL0.x
P2SEL1.x
0
1Vcc
Vss
P2IN.x
EN1
EN2
DModule X IN
#
Pad Logic
TCK/P2.0/TA0.2/TA1.2/TA 1.1
TMS/P2.1/TA0.2/TA 1.2/TA0.1
TDI/P2.2/TA0.2/TA 1.2/CxOUT/CCI0.0
to JTAG
from JTAG
PortsOn
P2IRQ.x
P2IE.x
P2IES.x Set
Q
P2IFG.x
MSP430L092
MSP430C09x
SLAS673 –SEPTEMBER 2010 www.ti.com
Port P2, P2.0 to P2.2, Input/Output
38 Submit Documentation Feedback Copyright © 2010, Texas Instruments Incorporated