Datasheet

P1.5/TA0.0/UCB0CLK/UCA0STE/
A5*/CA5/TMS
P1.6/TA0.1/UCB0SOMI/UCB0SCL/
A6*/CA6/TDI/TCLK
P1.7/CAOUT/UCB0SIMO/UCB0SDA/
A7*/CA7/TDO/TDI
From Module
From Module
* Note: MSP430G2x53 devices only. MSP430G2x13 devices have no ADC10.
To Module
From Module
PxOUT.y
DVSS
DVCC
1
TAx.y
TAxCLK
Bus
Keeper
EN
1
0
PxIN.y
EN
D
PxSEL.y
PxREN.y
1
0
PxSEL2.y
1
0
INCHx = y *
To ADC10 *
PxSEL.y
1
3
2
1
0
PxSEL2.y
From JTAG
To JTAG
PxIRQ.y
PxIE.y
EN
Set
Q
Interrupt
Edge
Select
PxSEL.y
PxIES.y
PxIFG.y
Direction
0: Input
1: Output
PxDIR.y
From Module
PxSEL.y
3
2
1
0
PxSEL2.y
ADC10AE0.y *
From Comparator
To Comparator
CAPD.y
MSP430G2x53
MSP430G2x13
SLAS735J –APRIL 2011–REVISED MAY 2013 www.ti.com
Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger
48 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated