Datasheet

* Note: MSP430G2x53 devices only. MSP430G2x13 devices have no ADC10.
P1.3/ADC10CLK*/CAOUT/
A3*/VREF-*/VEREF-*/CA3
Direction
0: Input
1: Output
To Module
From ADC10 *
PxOUT.y
DVSS
DVCC
1
TAx.y
TAxCLK
Bus
Keeper
EN
1
0
PxIN.y
EN
D
PxSEL.y
PxREN.y
1
0
PxDIR.y
1
0,2,3
PxSEL2.y
PxSEL.y
1
0
INCHx = y *
from Comparator
To ADC10 *
To Comparator
To ADC10 VREF- *
1
0
VSS
SREF2 *
PxSEL.y
1
3
2
1
0
From Comparator
PxSEL2.y
PxIRQ.y
PxIE.y
EN
Set
Q
Interrupt
Edge
Select
PxSEL.y
PxIES.y
PxIFG.y
or ADC10AE0.y *
CAPD.y
PxSEL2.y
MSP430G2x53
MSP430G2x13
SLAS735J –APRIL 2011–REVISED MAY 2013 www.ti.com
Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger
44 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated