Datasheet

P2SEL.1 P2DIR.1 P2OUT.1 P2IN.1 P2IE.1 P2IFG.1 P2IES.1
P2SEL.2 P2DIR.2 P2OUT.2
P2IN.2 P2IE.2 P2IFG.2 P2IES.2
P2SEL.3 P2DIR.3 P2OUT.3
P2IN.3 P2IE.3 P2IFG.3 P2IES.3
P2SEL.4 P2DIR.4 P2OUT.4 P2IN.4 P2IE.4 P2IFG.4 P2IES.4
P2SEL.5 P2DIR.5 P2OUT.5 P2IN.5 P2IE.5 P2IFG.5 P2IES.5
P2SEL.0 P2DIR.0 P2OUT.0
P2IN.0 P2IE.0 P2IFG.0 P2IES.0
P2DIR.1
P2DIR.2
P2DIR.0
0: Port Active
1: Segment xx
P2SEL.6 P2DIR.6
P2SEL.7 P2DIR.7
P2DIR.6
P2DIR.7
P2OUT.6
P2OUT.7
P2IN.6
P2IN.7
CAOUT
P2IE.6
P2IE.7
P2IFG.6
P2IFG.7
P2IES.6
P2IES.7
P2DIR.3
P2DIR.4
P2DIR.5
P2OUT.x
Module X OUT
P2DIR.x
Direction Control
From Module
P2SEL.x
D
EN
Interrupt
Edge
Select
P2IES.x P2SEL.x
P2IE.x
P2IFG.x
P2IRQ.x
P2.x
EN
Set
Q
0
1
1
0
Pad Logic
0: Input
1: Output
Bus
keeper
PnSEL.x PnDIR.x
Direction
From Module
PnOUT.x
Module X
OUT
PnIN.x
PnIE.x
PnIFG.x
PnIES.x
Module X IN
Module X IN
P2IN.x
Control
NOTE: 0 ≤ x ≤ 7
†
Timer0_A
‡
Timer1_A
§
Scan IF
Out2 Sig.
†
CCI2A
†
DVSS
Unused
Unused
P2.7/SIFCLKG/S18
P2.6/CAOUT/S19
P2.5/TA1CLK/S20
P2.0/TA0.2
P2.1/TA1.1
P2.2/TA1.2/S23
P2.4/TA1.4/S21
P2.3/TA1.3/S22
Segment xx
Function Active
LCDM.5
LCDM.6
LCDM.7
P2.2 to P2.5
P2.0, P2.1
P2.6, P2.7
Out1 Sig.‡
Out2 Sig.‡
Out3 Sig.‡
Out4 Sig.‡
CCI1A
‡
CCI2A
‡
CCI3A
‡
CCI4A
‡
TA1CLK1
‡
SIFCLKG
§
MSP430FW42x
SLAS383D –OCTOBER 2003–REVISED JANUARY 2011 www.ti.com
Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger
42 Submit Documentation Feedback Copyright © 2003–2011, Texas Instruments Incorporated