Datasheet

P1.3/TA1.2/UCB0STE/A3/CD3
P1.4/TB0.1/UCA0STE/A4/CD4
P1.5/TB0.2/UCA0CLK/A5/CD5
P1SEL0.x
P1DIR.x
P1IN.x
EN
Tomodules
Frommodule1
P1OUT.x
1
0
DVSS
DVCC
1
D
ToComparator
FromComparator
PadLogic
To ADC
From ADC
Bus
Keeper
Direction
0:Input
1:Output
CDPD.x
P1REN.x
01
00
10
11
P1SEL1.x
01
00
10
11
Frommodule2
Frommodule2
DVSS
MSP430FR573x
MSP430FR572x
SLAS639H –JULY 2011–REVISED SEPTEMBER 2013 www.ti.com
Port P1, P1.3 to P1.5, Input/Output With Schmitt Trigger
72 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated