Datasheet

P1.6/TB1.1/UCB0SIMO/UCB0SDA/TA0.0
P1.7/TB1.2/UCB0SOMI/UCB0SCL/TA1.0
P1SEL0.x
P1DIR.x
P1IN.x
EN
To modules
From module 1
P1OUT.x
1
0
DVSS
DVCC
1
D
Pad Logic
Bus
Keeper
Direction
0: Input
1: Output
P1REN.x
0 1
0 0
1 0
1 1
P1SEL1.x
0 1
0 0
1 0
1 1
From module 2
From module 2
From module 3
DVSS
MSP430FR573x
MSP430FR572x
SLAS639H –JULY 2011–REVISED SEPTEMBER 2013 www.ti.com
Port P1, P1.6 to P1.7, Input/Output With Schmitt Trigger
Table 44. Port P1 (P1.6 to P1.7) Pin Functions
CONTROL BITS/SIGNALS
PIN NAME (P1.x) x FUNCTION
P1DIR.x P1SEL1.x P1SEL0.x
P1.6/TB1.1/UCB0SIMO/UCB0SDA/TA0.0 6 P1.6 (I/O) I: 0; O: 1 0 0
TB1.CCI1A
(1)
0
0 1
TB1.1
(1)
1
UCB0SIMO/UCB0SDA X
(2)
1 0
TA0.CCI0A 0
1 1
TA0.0 1
P1.7/TB1.2/UCB0SOMI/UCB0SCL/TA1.0 7 P1.7 (I/O) I: 0; O: 1 0 0
TB1.CCI2A
(1)
0
0 1
TB1.2
(1)
1
UCB0SOMI/UCB0SCL X
(2)
1 0
TA1.CCI0A 0
1 1
TA1.0 1
(1) Not available on all devices and package types.
(2) Direction controlled by eUSCI_B0 module.
74 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated