Datasheet

P9.0/TACLK/RTCCLK
Direction
0: Input
1: Output
P9SEL.x
1
0
P9DIR.x
P9IN.x
EN
1
0
P9OUT.x
1
0
DV
SS
DV
CC
P9REN.x
Pad Logic
1
P9DS.x
0: Low drive
1: High drive
D
Module X OUT
Module X IN
MSP430F673x
MSP430F672x
SLAS731C –DECEMBER 2011–REVISED FEBRUARY 2013 www.ti.com
Port P9, P9.0, Input/Output With Schmitt Trigger (MSP430F67xxIPZ Only)
Table 77. Port P9 (P9.0) Pin Functions (MSP430F67xxIPZ Only)
CONTROL BITS/SIGNALS
PIN NAME (P9.x) x FUNCTION
P9DIR.x P9SEL.x
P9.0/TACLK/RTCCLK 0 P9.0 (I/O) I: 0; O: 1 0
TACLK 0 1
RTCCLK 1 1
98 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated