Datasheet

MSP430F673x
MSP430F672x
www.ti.com SLAS731C –DECEMBER 2011–REVISED FEBRUARY 2013
Low-Power Mode Supply Currents (Into V
CC
) Excluding External Current
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(1)(2)
TEMPERATURE (T
A
)
PARAMETER V
CC
PMMCOREVx -40°C 25°C 60°C 85°C UNIT
TYP MAX TYP MAX TYP MAX TYP MAX
2.2 V 0 75 78 87 81 84 96
I
LPM0,1MHz
Low-power mode 0
(3)(4)
µA
3.0 V 3 85 89 99 93 98 110
2.2 V 0 5.9 6.2 9 6.9 9.4 17
I
LPM2
Low-power mode 2
(5)(4)
µA
3.0 V 3 6.9 7.4 10 8.4 11 19
0 1.4 1.7 2.5 4.9
Low-power mode 3, crystal
I
LPM3,XT1LF
2.2 V 1 1.5 1.9 2.7 5.2 µA
mode
(6)(4)
2 1.7 2.0 2.9 5.5
0 2.2 2.5 3.1 3.3 5.5 12.7
1 2.3 2.7 3.5 5.8
Low-power mode 3, crystal
I
LPM3,XT1LF
3.0 V µA
mode
(6)(4)
2 2.5 2.9 3.7 6.1
3 2.5 2.9 3.5 3.7 6.1 14.0
0 1.4 1.7 2.2 2.4 4.5 11.5
1 1.5 1.8 2.5 4.7
Low-power mode 3,
I
LPM3,VLO
3.0 V µA
VLO mode
(7)(4)
2 1.6 1.9 2.7 4.9
3 1.6 1.9 2.4 2.7 5.0 12.7
0 1.3 1.6 2.0 2.3 4.4 11.1
1 1.4 1.6 2.4 4.5
I
LPM4
Low-power mode 4
(8)(4)
3.0 V µA
2 1.4 1.7 2.5 4.8
3 1.4 1.7 2.2 2.5 4.8 12.2
2.2V 0.65 0.80 0.90 1.30
Low-power mode 3.5, RTC
I
LPM3.5
µA
active on AUXVCC3
(9)
3.0V 1.16 1.24 2.05 1.43 1.87 2.71
I
LPM4.5
Low-power mode 4.5
(10)
3.0V 0.70 0.78 1.05 0.90 1.20 1.85 µA
(1) All inputs are tied to 0 V or to V
CC
. Outputs do not source or sink any current.
(2) The currents are characterized with a Micro Crystal MS1V-T1K crystal with a load capacitance of 12.5 pF. The internal and external load
capacitance are chosen to closely match the required 12.5 pF.
(3) Current for watchdog timer clocked by SMCLK included. ACLK = low frequency crystal operation (XTS = 0, XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 0, SCG1 = 0, OSCOFF = 0 (LPM0); f
ACLK
= 32768 Hz, f
MCLK
= 0 MHz, f
SMCLK
= f
DCO
= 1 MHz
(4) Current for brownout, high side supervisor (SVS
H
) normal mode included. Low side supervisor and monitors disabled (SVS
L
, SVM
L
).
High side monitor disabled (SVM
H
). RAM retention enabled.
(5) Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. ACLK = low frequency crystal operation (XTS = 0,
XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 0, SCG1 = 1, OSCOFF = 0 (LPM2); f
ACLK
= 32768 Hz, f
MCLK
= 0 MHz, f
SMCLK
= f
DCO
= 0 MHz; DCO setting
= 1 MHz operation, DCO bias generator enabled.
(6) Current for watchdog timer clocked by ACLK and RTC clocked by XT1 included. ACLK = low frequency crystal operation (XTS = 0,
XT1DRIVEx = 0).
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f
ACLK
= 32768 Hz, f
MCLK
= f
SMCLK
= f
DCO
= 0 MHz
(7) Current for watchdog timer clocked by ACLK included. RTC is disabled (RTCHOLD=1). ACLK = VLO.
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 0 (LPM3); f
ACLK
= f
VLO
, f
MCLK
= f
SMCLK
= f
DCO
= 0 MHz
(8) CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 (LPM4); f
DCO
= f
ACLK
= f
MCLK
= f
SMCLK
= 0 MHz
(9) f
DCO
= f
MCLK
= f
SMCLK
= 0 MHz, f
ACLK
= 32768 Hz, PMMREGOFF = 1, RTC active on AUXVCC3 supply
(10) f
DCO
= f
MCLK
= f
SMCLK
= 0 MHz, f
ACLK
= 0 Hz, PMMREGOFF = 1
Copyright © 2011–2013, Texas Instruments Incorporated Submit Documentation Feedback 49