Datasheet

P2.0/PM_UCB0SOMI/PM_UCB0SCL/COM6/S39
P2.1/PM_UCB0SIMO/PM_UCB0SDA/COM7/S38
Direction
0: Input
1: Output
P2SEL.x
1
0
P2DIR.x
P2IN.x
P2IRQ.x
EN
to Port Mapping
1
0
from Port Mapping
P2OUT.x
Interrupt
Edge
Select
Q
EN
Set
P2SEL.x
P2IES.x
P2IFG.x
P2IE.x
1
0
DVSS
DVCC
1
P2DS.x
0: Low drive
1: High drive
D
from Port Mapping
S39, S38
LCDS39, LCDS38
Pad Logic
P2REN.x
P2MAP.x = PMAP_ANALOG
Bus
Keeper
COM6, COM7
from LCD_C
MSP430F673x
MSP430F672x
SLAS731C –DECEMBER 2011–REVISED FEBRUARY 2013 www.ti.com
Port P2, P2.0 and P2.1, Input/Output With Schmitt Trigger (MSP430F67xxIPN Only)
100 Submit Documentation Feedback Copyright © 2011–2013, Texas Instruments Incorporated