Datasheet

V
R+
Gain Error
Offset Error
DAC Code
DAC V
OUT
Ideal transfer
function
R =
Load
¥
AV
CC
C = 100 pF
Load
2
DAC Output
Positive
Negative
MSP430F6438, MSP430F6436
MSP430F6435, MSP430F6433
SLAS720C –AUGUST 2010–REVISED AUGUST 2013 www.ti.com
12-Bit DAC, Linearity Specifications (continued)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 18)
PARAMETER TEST CONDITIONS V
CC
MIN TYP MAX UNIT
VeREF+ = 1.5 V,
DAC12AMPx = 7, 2.2 V ±21
(2)
DAC12IR = 1
Without calibration
(1) (3)
VeREF+ = 2.5 V,
DAC12AMPx = 7, 3 V ±21
DAC12IR = 1
E
O
Offset voltage mV
VeREF+ = 1.5 V,
DAC12AMPx = 7, 2.2 V ±1.5
(2)
DAC12IR = 1
With calibration
(1) (3)
VeREF+ = 2.5 V,
DAC12AMPx = 7, 3 V ±1.5
DAC12IR = 1
Offset error
d
E(O)
/d
T
temperature With calibration 2.2 V, 3 V ±10 µV/°C
coefficient
(1)
VeREF+ = 1.5 V 2.2 V ±2.5
E
G
Gain error %FSR
VeREF+ = 2.5 V 3 V ±2.5
ppm
Gain temperature of
d
E(G)
/d
T
2.2 V, 3 V 10
coefficient
(1)
FSR/
°C
DAC12AMPx = 2 165
Time for offset
t
Offset_Cal
DAC12AMPx = 3, 5 2.2 V, 3 V 66 ms
calibration
(4)
DAC12AMPx = 4, 6, 7 16.5
(3) The offset calibration works on the output operational amplifier. Offset Calibration is triggered setting bit DAC12CALON
(4) The offset calibration can be done if DAC12AMPx = {2, 3, 4, 5, 6, 7}. The output operational amplifier is switched off with DAC12AMPx =
{0, 1}. It is recommended that the DAC12 module be configured prior to initiating calibration. Port activity during calibration may effect
accuracy and is not recommended.
Figure 18. Linearity Test Load Conditions and Gain/Offset Definition
72 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F6438 MSP430F6436 MSP430F6435 MSP430F6433