Datasheet

MSP430F6438, MSP430F6436
MSP430F6435, MSP430F6433
SLAS720C –AUGUST 2010–REVISED AUGUST 2013 www.ti.com
Table 2. Terminal Functions (continued)
TERMINAL
NO. I/O
(1)
DESCRIPTION
NAME
PZ ZQW
General-purpose digital I/O
PJ.0/TDO 92 B5 I/O
Test data output port
General-purpose digital I/O
PJ.1/TDI/TCLK 93 A4 I/O
Test data input or test clock input
General-purpose digital I/O
PJ.2/TMS 94 E7 I/O
Test mode select
General-purpose digital I/O
PJ.3/TCK 95 D6 I/O
Test clock
Reset input (active low)
(3)
RST/NMI/SBWTDIO 96 A3 I/O
Non-maskable interrupt input
Spy-bi-wire data input/output
General-purpose digital I/O
P6.0/CB0/A0 97 B4 I/O
Comparator_B input CB0
Analog input A0 – ADC
General-purpose digital I/O
P6.1/CB1/A1 98 B3 I/O
Comparator_B input CB1
Analog input A1 – ADC
General-purpose digital I/O
P6.2/CB2/A2 99 A2 I/O
Comparator_B input CB2
Analog input A2 – ADC
General-purpose digital I/O
P6.3/CB3/A3 100 D5 I/O
Comparator_B input CB3
Analog input A3 – ADC
E5,
E6,
E8,
F4,
F5,
Reserved N/A F8, Reserved. It is recommended to connect to ground (DVSS, AVSS).
G5,
G8,
H5,
H8,
H9
(3) When this pin is configured as reset, the intermal pullup resistor is enabled by default.
12 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F6438 MSP430F6436 MSP430F6435 MSP430F6433