Datasheet
MSP430F5510, MSP430F5509, MSP430F5508, MSP430F5507
MSP430F5506, MSP430F5505, MSP430F5504, MSP430F5503
MSP430F5502, MSP430F5501, MSP430F5500
SLAS645I –JULY 2009–REVISED NOVEMBER 2013
www.ti.com
Recommended Operating Conditions
Typical values are specified at V
CC
= 3.3 V and T
A
= 25°C (unless otherwise noted)
MIN NOM MAX UNIT
PMMCOREVx = 0 1.8 3.6 V
PMMCOREVx = 0, 1 2.0 3.6 V
Supply voltage during program execution and flash
V
CC
programming(AV
CC
= DV
CC
)
(1)(2)
PMMCOREVx = 0, 1, 2 2.2 3.6 V
PMMCOREVx = 0, 1, 2, 3 2.4 3.6 V
PMMCOREVx = 0 1.8 3.6 V
PMMCOREVx = 0, 1 2.0 3.6 V
Supply voltage during USB operation, USB PLL disabled,
USB_EN = 1, UPLLEN = 0
PMMCOREVx = 0, 1, 2 2.2 3.6 V
V
CC,USB
PMMCOREVx = 0, 1, 2, 3 2.4 3.6 V
PMMCOREVx = 2 2.2 3.6 V
Supply voltage during USB operation, USB PLL enabled
(3)
,
USB_EN = 1, UPLLEN = 1
PMMCOREVx = 2, 3 2.4 3.6 V
V
SS
Supply voltage (AV
SS
= DV
SS1/2
= DV
SS
) 0 V
T
A
Operating free-air temperature I version –40 85 °C
T
J
Operating junction temperature I version -40 85 °C
C
VCORE
Capacitor at VCORE
(4)
470 nF
C
DVCC
/
Capacitor ratio of DVCC to VCORE 10
C
VCORE
PMMCOREVx = 0,
1.8 V ≤ V
CC
≤ 3.6 V 0 8.0
(default condition)
PMMCOREVx = 1,
0 12.0
Processor frequency (maximum MCLK frequency)
(5)
2.0 V ≤ V
CC
≤ 3.6 V
f
SYSTEM
MHz
(see Figure 2)
PMMCOREVx = 2,
0 20.0
2.2 V ≤ V
CC
≤ 3.6 V
PMMCOREVx = 3,
0 25.0
2.4 V ≤ V
CC
≤ 3.6 V
f
SYSTEM_USB
Minimum processor frequency for USB operation 1.5 MHz
USB_wait Wait state cycles during USB operation 16 cycles
(1) It is recommended to power AVCC and DVCC from the same source. A maximum difference of 0.3 V between AVCC and DVCC can be
tolerated during power up and operation.
(2) The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the PMM, SVS High Side threshold
parameters for the exact values and further details.
(3) USB operation with USB PLL enabled requires PMMCOREVx ≥ 2 for proper operation.
(4) A capacitor tolerance of ±20% or better is required.
(5) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
48 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F5510 MSP430F5509 MSP430F5508 MSP430F5507 MSP430F5506 MSP430F5505
MSP430F5504 MSP430F5503 MSP430F5502 MSP430F5501 MSP430F5500