Datasheet

MSP430F5438A, MSP430F5437A, MSP430F5436A, MSP430F5435A
MSP430F5419A, MSP430F5418A
www.ti.com SLAS655D –JANUARY 2010–REVISED AUGUST 2013
Table 2. Terminal Functions (continued)
TERMINAL
NO. I/O
(1)
DESCRIPTION
NAME
PZ PN ZQW
General-purpose digital I/O
PJ.2/TMS
(4)
94 74 D5 I/O
JTAG test mode select
General-purpose digital I/O
PJ.3/TCK
(4)
95 75 B4 I/O
JTAG test clock
Reset input active low
(5)
RST/NMI/SBWTDIO
(3)
96 76 A3 I/O Non-maskable interrupt input
Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated.
General-purpose digital I/O
P6.0/A0 97 77 D4 I/O
Analog input A0 – ADC
General-purpose digital I/O
P6.1/A1 98 78 B3 I/O
Analog input A1 – ADC
General-purpose digital I/O
P6.2/A2 99 79 A2 I/O
Analog input A2 – ADC
General-purpose digital I/O
P6.3/A3 100 80 B2 I/O
Analog input A3 – ADC
Reserved N/A N/A
(6)
(5) When this pin is configured as reset, the internal pullup resistor is enabled by default.
(6) C3, E5, E6, E7, E8, F5, F8, G5, G8, H5, H6, H7, H8 are reserved and should be connected to ground.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Links: MSP430F5438A MSP430F5437A MSP430F5436A MSP430F5435A MSP430F5419A
MSP430F5418A