Datasheet
MSP430F5438A, MSP430F5437A, MSP430F5436A, MSP430F5435A
MSP430F5419A, MSP430F5418A
SLAS655D –JANUARY 2010–REVISED AUGUST 2013
www.ti.com
Table 2. Terminal Functions (continued)
TERMINAL
NO. I/O
(1)
DESCRIPTION
NAME
PZ PN ZQW
General-purpose digital I/O
Clock signal input – USCI_B2 SPI slave mode
P9.3/UCB2CLK/UCA2STE 71 N/A E9 I/O
Clock signal output – USCI_B2 SPI master mode
Slave transmit enable – USCI_A2 SPI mode
General-purpose digital I/O
P9.4/UCA2TXD/UCA2SIMO 72 N/A C11 I/O Transmit data – USCI_A2 UART mode
Slave in, master out – USCI_A2 SPI mode
General-purpose digital I/O
P9.5/UCA2RXD/UCA2SOMI 73 N/A B12 I/O Receive data – USCI_A2 UART mode
Slave out, master in – USCI_A2 SPI mode
P9.6 74 N/A B11 I/O General-purpose digital I/O
P9.7 75 N/A A12 I/O General-purpose digital I/O
General-purpose digital I/O
Slave transmit enable – USCI_B3 SPI mode
P10.0/UCB3STE/UCA3CLK 76 N/A D9 I/O
Clock signal input – USCI_A3 SPI slave mode
Clock signal output – USCI_A3 SPI master mode
General-purpose digital I/O
P10.1/UCB3SIMO/UCB3SDA 77 N/A A11 I/O Slave in, master out – USCI_B3 SPI mode
I2C data – USCI_B3 I2C mode
General-purpose digital I/O
P10.2/UCB3SOMI/UCB3SCL 78 N/A D8 I/O Slave out, master in – USCI_B3 SPI mode
I2C clock – USCI_B3 I2C mode
General-purpose digital I/O
Clock signal input – USCI_B3 SPI slave mode
P10.3/UCB3CLK/UCA3STE 79 N/A B10 I/O
Clock signal output – USCI_B3 SPI master mode
Slave transmit enable – USCI_A3 SPI mode
General-purpose digital I/O
P10.4/UCA3TXD/UCA3SIMO 80 N/A A10 I/O Transmit data – USCI_A3 UART mode
Slave in, master out – USCI_A3 SPI mode
General-purpose digital I/O
P10.5/UCA3RXD/UCA3SOMI 81 N/A B9 I/O Receive data – USCI_A3 UART mode
Slave out, master in – USCI_A3 SPI mode
P10.6 82 N/A A9 I/O General-purpose digital I/O
P10.7 83 N/A B8 I/O General-purpose digital I/O
General-purpose digital I/O
P11.0/ACLK 84 N/A A8 I/O
ACLK output (divided by 1, 2, 4, 8, 16, or 32)
General-purpose digital I/O
P11.1/MCLK 85 N/A D7 I/O
MCLK output
General-purpose digital I/O
P11.2/SMCLK 86 N/A A7 I/O
SMCLK output
DVCC4 87 67 B7 Digital power supply
DVSS4 88 68 B6 Digital ground supply
General-purpose digital I/O
P5.2/XT2IN 89 69 A6 I/O
Input terminal for crystal oscillator XT2
General-purpose digital I/O
P5.3/XT2OUT 90 70 A5 I/O
Output terminal of crystal oscillator XT2
Test mode pin – Selects four wire JTAG operation.
TEST/SBWTCK
(3)
91 71 D6 I
Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated
General-purpose digital I/O
PJ.0/TDO
(4)
92 72 B5 I/O
JTAG test data output port
General-purpose digital I/O
PJ.1/TDI/TCLK
(4)
93 73 A4 I/O
JTAG test data input or test clock input
(3) See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions, respectively.
(4) See JTAG Operation for use with JTAG function.
10 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F5438A MSP430F5437A MSP430F5436A MSP430F5435A MSP430F5419A
MSP430F5418A