Datasheet

MSP430F5438, MSP430F5437, MSP430F5436, MSP430F5435
MSP430F5419, MSP430F5418
www.ti.com SLAS612D –AUGUST 2009–REVISED AUGUST 2013
Wake-Up From Low Power Modes
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN TYP MAX UNIT
PMMCOREV = SVSMLRRL =
Wake-up time from LPM2, LPM3, or LPM4
t
WAKE-UP-FAST
2, 2.2 V, 3 V 5 µs
to active mode
(1)
SVSLFP = 1
PMMCOREV = SVSMLRRL =
Wake-up time from LPM2, LPM3, or LPM4
t
WAKE-UP-SLOW
2, 2.2 V, 3 V 150 µs
to active mode
(2)
SVSLFP = 0
(1) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance
mode of the low side supervisor (SVS
L
) and low side monitor (SVM
L
). Fastest wakeup times are possible with SVS
L
and SVM
L
in full
performance mode or disabled when operating in AM, LPM0, and LPM1. Various options are available for SVS
L
and SVM
L
while
operating in LPM2, LPM3, and LPM4. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx
and MSP430x6xx Family User's Guide(SLAU208).
(2) This value represents the time from the wakeup event to the first active edge of MCLK. The wakeup time depends on the performance
mode of the low side supervisor (SVS
L
) and low side monitor (SVM
L
). In this case, the SVS
L
and SVM
L
are in normal mode (low current)
mode when operating in AM, LPM0, and LPM1. Various options are available for SVS
L
and SVM
L
while operating in LPM2, LPM3, and
LPM4. See the Power Management Module and Supply Voltage Supervisor chapter in the MSP430x5xx and MSP430x6xx Family User's
Guide(SLAU208).
Timer_A
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN TYP MAX UNIT
Internal: SMCLK, ACLK
f
TA
Timer_A input clock frequency External: TACLK 1.8 V, 3 V 25 MHz
Duty cycle = 50% ± 10%
All capture inputs,
t
TA,cap
Timer_A capture timing 1.8 V, 3 V 20 ns
Minimum pulse duration required for capture
Timer_B
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN TYP MAX UNIT
Internal: SMCLK, ACLK
f
TB
Timer_B input clock frequency External: TBCLK 1.8 V, 3 V 25 MHz
Duty cycle = 50% ± 10%
All capture inputs,
t
TB,cap
Timer_B capture timing 1.8 V, 3 V 20 ns
Minimum pulse duration required for capture
Copyright © 2009–2013, Texas Instruments Incorporated Submit Documentation Feedback 55
Product Folder Links: MSP430F5438 MSP430F5437 MSP430F5436 MSP430F5435 MSP430F5419 MSP430F5418