Datasheet

MSP430F5338, MSP430F5336
MSP430F5335, MSP430F5333
SLAS721C –AUGUST 2010–REVISED AUGUST 2013 www.ti.com
Low-Power Mode Supply Currents (Into V
CC
) Excluding External Current (continued)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(1)(2)
-40°C 25°C 60°C 85°C
PARAMETER V
CC
PMMCOREVx UNIT
TYP MAX TYP MAX TYP MAX TYP MAX
Low-power mode 4.5
I
LPM4.5
3 V 0.2 0.3 0.6 0.7 0.9 1.4 µA
(LPM4.5)
(12)
(12) Internal regulator disabled. No data retention.
CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1, PMMREGOFF = 1 (LPM4.5); f
DCO
= f
ACLK
= f
MCLK
= f
SMCLK
= 0 MHz
Schmitt-Trigger Inputs – General Purpose I/O
(1)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN TYP MAX UNIT
1.8 V 0.80 1.40
V
IT+
Positive-going input threshold voltage V
3 V 1.50 2.10
1.8 V 0.45 1.00
V
IT–
Negative-going input threshold voltage V
3 V 0.75 1.65
1.8 V 0.3 0.8
V
hys
Input voltage hysteresis (V
IT+
– V
IT–
) V
3 V 0.4 1.0
For pullup: V
IN
= V
SS
R
Pull
Pullup or pulldown resistor 20 35 50 kΩ
For pulldown: V
IN
= V
CC
C
I
Input capacitance V
IN
= V
SS
or V
CC
5 pF
(1) Same parametrics apply to clock input pin when crystal bypass mode is used on XT1 (XIN) or XT2 (XT2IN).
Inputs – Ports P1, P2, P3, and P4
(1)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN MAX UNIT
Port P1, P2, P3, P4: P1.x to P4.x,
t
(int)
External interrupt timing
(2)
2.2 V, 3 V 20 ns
External trigger pulse duration to set interrupt flag
(1) Some devices may contain additional ports with interrupts. See the block diagram and terminal function descriptions.
(2) An external signal sets the interrupt flag every time the minimum interrupt pulse duration t
(int)
is met. It may be set by trigger signals
shorter than t
(int)
.
Leakage Current – General Purpose I/O
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN MAX UNIT
I
lkg(Px.x)
High-impedance leakage current
(1)(2)
1.8 V, 3 V ±50 nA
(1) The leakage current is measured with V
SS
or V
CC
applied to the corresponding pin(s), unless otherwise noted.
(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup or pulldown resistor is
disabled.
Outputs – General Purpose I/O (Full Drive Strength)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS V
CC
MIN MAX UNIT
I
(OHmax)
= –3 mA
(1)
V
CC
– 0.25 V
CC
1.8 V
I
(OHmax)
= –10 mA
(2)
V
CC
– 0.60 V
CC
V
OH
High-level output voltage V
I
(OHmax)
= –5 mA
(1)
V
CC
– 0.25 V
CC
3 V
I
(OHmax)
= –15 mA
(2)
V
CC
– 0.60 V
CC
(1) The maximum total current, I
(OHmax)
and I
(OLmax)
, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop
specified.
(2) The maximum total current, I
(OHmax)
and I
(OLmax)
, for all outputs combined should not exceed ±100 mA to hold the maximum voltage
drop specified.
46 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated
Product Folder Links: MSP430F5338 MSP430F5336 MSP430F5335 MSP430F5333