Datasheet

P5.6/TB0.0
P5.7/TB0.1
Direction
0:Input
1:Output
P5SEL.x
1
0
P5DIR.x
P5IN.x
EN
Tomodule
1
0
FromModule
P5OUT.x
1
0
DV
SS
DV
CC
P5REN.x
PadLogic
1
P5DS.x
0:Lowdrive
1:Highdrive
D
MSP430F532x
www.ti.com SLAS678D –AUGUST 2010–REVISED FEBRUARY 2013
Port P5, P5.6 to P5.7, Input/Output With Schmitt Trigger
Table 54. Port P5 (P5.6 to P5.7) Pin Functions
CONTROL BITS/SIGNALS
PIN NAME (P5.x) x FUNCTION
P5DIR.x P5SEL.x
P5.6/TB0.0
(1)
6 P5.6 (I/O) I: 0; O: 1 0
TB0.CCI0A 0 1
TB0.0 1 1
P5.7/TB0.1
(1)
7 TB0.CCI1A 0 1
TB0.1 1 1
(1) F5329, F5327, F5325 devices only.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 81