Datasheet

MSP430F532x
SLAS678D –AUGUST 2010–REVISED FEBRUARY 2013 www.ti.com
Table 3. Terminal Functions (continued)
TERMINAL
NO. I/O
(1)
DESCRIPTION
NAME
PN RGC ZQE
Test mode pin – Selects four wire JTAG operation.
TEST/SBWTCK
(3)
71 59 A4 I
Spy-Bi-Wire input clock when Spy-Bi-Wire operation activated
General-purpose digital I/O
PJ.0/TDO
(4)
72 60 C5 I/O
JTAG test data output port
General-purpose digital I/O
PJ.1/TDI/TCLK
(4)
73 61 C4 I/O
JTAG test data input or test clock input
General-purpose digital I/O
PJ.2/TMS
(4)
74 62 A3 I/O
JTAG test mode select
General-purpose digital I/O
PJ.3/TCK
(4)
75 63 B3 I/O
JTAG test clock
Reset input active low
RST/NMI/SBWTDIO
(3)
76 64 A2 I/O
Non-maskable interrupt input
Spy-Bi-Wire data input/output when Spy-Bi-Wire operation activated.
General-purpose digital I/O
P6.0/CB0/A0 77 1 A1 I/O
Comparator_B input CB0
Analog input A0 – ADC
General-purpose digital I/O
P6.1/CB1/A1 78 2 B2 I/O
Comparator_B input CB1
Analog input A1 – ADC
General-purpose digital I/O
P6.2/CB2/A2 79 3 B1 I/O
Comparator_B input CB2
Analog input A2 – ADC
General-purpose digital I/O
P6.3/CB3/A3 80 4 C2 I/O
Comparator_B input CB3
Analog input A3 – ADC
Reserved N/A N/A
(5)
(3) See Bootstrap Loader (BSL) and JTAG Operation for use with BSL and JTAG functions
(4) See JTAG Operation for usage with JTAG function.
(5) C6, D4, D5, D6, E3, E4, E5, E6, F3, F4, F5, F6, F7, F8, G3 are reserved and should be connected to ground.
12 Submit Documentation Feedback Copyright © 2010–2013, Texas Instruments Incorporated