Datasheet

P3.0/UCB0SIMO/UCB0SDA
P3.1/UCB0SOMI/UCB0SCL
P3.2/UCB0CLK/UCA0STE
P3.3/UCA0TXD/UCA0SIMO
P3.4/UCA0RXD/UCA0SOMI
Direction
0:Input
1:Output
P3SEL.x
1
0
P3DIR.x
P3IN.x
EN
Tomodule
1
0
Frommodule
P3OUT.x
1
0
DV
SS
DV
CC
P3REN.x
PadLogic
1
P3DS.x
0:Lowdrive
1:Highdrive
D
Frommodule
MSP430F5310, MSP430F5309
MSP430F5308, MSP430F5304
www.ti.com SLAS677E –SEPTEMBER 2010–REVISED NOVEMBER 2013
Port P3, P3.0 to P3.4, Input/Output With Schmitt Trigger
Table 47. Port P3 (P3.0 to P3.7) Pin Functions
CONTROL BITS AND
SIGNALS
(1)
PIN NAME (P3.x) x FUNCTION
P3DIR.x P3SEL.x
P3.0/UCB0SIMO/UCB0SDA 0 P3.0 (I/O) I: 0; O: 1 0
UCB0SIMO/UCB0SDA
(2) (3)
X 1
P3.1/UCB0SOMI/UCB0SCL 1 P3.1 (I/O) I: 0; O: 1 0
UCB0SOMI/UCB0SCL
(2) (3)
X 1
P3.2/UCB0CLK/UCA0STE 2 P3.2 (I/O) I: 0; O: 1 0
UCB0CLK/UCA0STE
(2) (4)
X 1
P3.3/UCA0TXD/UCA0SIMO 3 P3.3 (I/O) I: 0; O: 1 0
UCA0TXD/UCA0SIMO
(2)
X 1
P3.4/UCA0RXD/UCA0SOMI 4 P3.4 (I/O) I: 0; O: 1 0
UCA0RXD/UCA0SOMI
(2)
X 1
(1) X = Don't care
(2) The pin direction is controlled by the USCI module.
(3) If the I2C functionality is selected, the output drives only the logical 0 to V
SS
level.
(4) UCB0CLK function takes precedence over UCA0STE function. If the pin is required as UCB0CLK input or output, USCI A0 is forced to
3-wire SPI mode if 4-wire SPI mode is selected.
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 75
Product Folder Links: MSP430F5310 MSP430F5309 MSP430F5308 MSP430F5304