Datasheet
2.01.8
8
0
12
20
25
SystemFrequency-MHz
SupplyVoltage-V
ThenumberswithinthefieldsdenotethesupportedPMMCOREVxsettings.
2.2 2.4 3.6
0,1,2,30,1,20,10
1,2,3
1,2
1
2,3
3
2
MSP430F5310, MSP430F5309
MSP430F5308, MSP430F5304
www.ti.com
SLAS677E –SEPTEMBER 2010–REVISED NOVEMBER 2013
Recommended Operating Conditions
Typical values are specified at V
CC
= 3.3 V and T
A
= 25°C (unless otherwise noted)
MIN NOM MAX UNIT
PMMCOREVx = 0 1.8 3.6 V
PMMCOREVx = 0, 1 2.0 3.6 V
Supply voltage during program execution and flash
V
CC
programming(AV
CC
= DV
CC1/2
= DV
CC
)
(1)(2)
PMMCOREVx = 0, 1, 2 2.2 3.6 V
PMMCOREVx = 0, 1, 2, 3 2.4 3.6 V
V
SS
Supply voltage (AV
SS
= DV
SS1/2
= DV
SS
) 0 V
T
A
Operating free-air temperature I version –40 85 °C
T
J
Operating junction temperature I version -40 85 °C
C
VCORE
Capacitor at VCORE
(3)
470 nF
C
DVCC
/
Capacitor ratio of DVCC to VCORE 10
C
VCORE
PMMCOREVx = 0,
1.8 V ≤ V
CC
≤ 3.6 V 0 8.0
(default condition)
PMMCOREVx = 1,
0 12.0
Processor frequency (maximum MCLK frequency)
(4)
(see
2.0 V ≤ V
CC
≤ 3.6 V
f
SYSTEM
MHz
Figure 2)
PMMCOREVx = 2,
0 20.0
2.2 V ≤ V
CC
≤ 3.6 V
PMMCOREVx = 3,
0 25.0
2.4 V ≤ V
CC
≤ 3.6 V
(1) It is recommended to power AVCC and DVCC from the same source. A maximum difference of 0.3 V between AVCC and DVCC can be
tolerated during power up and operation.
(2) The minimum supply voltage is defined by the supervisor SVS levels when it is enabled. See the PMM, SVS High Side threshold
parameters for the exact values and further details.
(3) A capacitor tolerance of ±20% or better is required.
(4) Modules may have a different maximum input clock specification. See the specification of the respective module in this data sheet.
Figure 2. Maximum System Frequency
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 43
Product Folder Links: MSP430F5310 MSP430F5309 MSP430F5308 MSP430F5304