Datasheet

Unified
Clock
System
32KB
24KB
16KB
Flash
6KB
RAM
MCLK
ACLK
SMCLK
I/O Ports
P1, P2
2×8 I/Os
Interrupt,
Wakeup
PA
1×16 I/Os
CPUXV2
and
Working
Registers
EEM
(S:3+1)
XIN
XOUT
JTAG,
SBW
Interface
PA PB PC
DMA
3 Channel
XT2IN
XT2OUT
Power
Management
LDO
SVM/SVS
Brownout
SYS
Watchdog
Port Map
Control
(P4)
I/O Ports
P3, P4
1×5 I/Os
1
PB
1×13 I/Os
×8 I/Os
I/O Ports
P5, P6
1×6 I/Os
1
PC
1×14 I/Os
×8 I/Os
PU Port
LDO
MPY32
TA0
Timer_A
5 CC
Registers
TA1
Timer_A
3 CC
Registers
TB0
Timer_B
7 CC
Registers
RTC_A
CRC16
USCI0,1
Ax: UART,
IrDA, SPI
Bx: SPI, I2C
COMP_B
DVCC
DVSS
AVCC
AVSS
P1.x P2.x
P3.x
P4.x
P5.x P6.x
PU.0, PU.1
RST/NMI
TA2
Timer_A
3 CC
Registers
REF
VCORE
MAB
MDB
ADC10_A
200 KSPS
12 Channels
(10 ext, 2 int)
Window
Comparator
10 Bit
MSP430F5310, MSP430F5309
MSP430F5308, MSP430F5304
www.ti.com SLAS677E –SEPTEMBER 2010–REVISED NOVEMBER 2013
Functional Block Diagram – MSP430F5310IRGC, MSP430F5309IRGC, MSP430F5308IRG,
MSP430F5310IZQE, MSP430F5309IZQE, MSP430F5308IZQE
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: MSP430F5310 MSP430F5309 MSP430F5308 MSP430F5304