Datasheet

P2.0/PM_TD0_2
P2.1/PM_TD1_0
P2.2/PM_TD1_1
P2.3/PM_TD1_2
P2.4/PM_TEC0CLR/PM_TEC0FLT2/PM_TD0_0
P2.5/PM_TEC0FLT0/PM_TD0_1
P2.6/PM_TEC0FLT1/PM_TD0_2
P2.7/PM_TEC1CLR/PM_TEC1FLT1/PM_TD1_0
Direction
0: Input
1: Output
P2SEL.x
1
0
P2DIR.x
P2IN.x
P2IRQ.x
EN
To Port Mapping
1
0
From Port Mapping
P2OUT.x
Interrupt
Edge
Select
Q
EN
Set
P2SEL.x
P2IES.x
P2IFG.x
P2IE.x
1
0
DV
SS
DV
IO
P2REN.x
Pad Logic
1
P2DS.x
0: Low drive
1: High drive
D
From Port Mapping
MSP430F5172, MSP430F5152, MSP430F5132
MSP430F5171, MSP430F5151, MSP430F5131
www.ti.com
SLAS619J AUGUST 2010REVISED OCTOBER 2013
Port P2, P2.0 to P2.7, Input/Output With Schmitt Trigger
Copyright © 2010–2013, Texas Instruments Incorporated Submit Documentation Feedback 75
Product Folder Links: MSP430F5172 MSP430F5152 MSP430F5132 MSP430F5171 MSP430F5151 MSP430F5131