Datasheet

MSP430F5172, MSP430F5152, MSP430F5132
MSP430F5171, MSP430F5151, MSP430F5131
www.ti.com SLAS619K –AUGUST 2010–REVISED JANUARY 2014
Table 55. Port PJ (PJ.0 to PJ.3) Pin Functions
CONTROL BITS/ SIGNALS
(1)
PIN NAME (PJ.x) x FUNCTION
JTAG
PJDIR.x PJSEL.x CBPD.y
MODE
PJ.0/ 0 PJ.x (I/O)
(2)
I: 0; O: 1 0 0 0
SMCLK/ SMCLK 1 1 0 0
TDO/ TDO
(3)
X X 1 X
CB6 CB6 X X 0 1 (y = 6)
PJ.1/ 1 PJ.x (I/O)
(2)
I: 0; O: 1 0 0 0
MCLK/ MCLK 1 1 0 0
TDI/TCLK/ TDI/TCLK
(3) (4)
X X 1 X
CB7 CB7 0 X 0 1 (y = 7)
PJ.2/ 2 PJ.x (I/O)
(2)
I: 0; O: 1 0 0 0
ADC10CLK/ ADC10CLK (See
(5)
) 1 1 0 0
TMS/ TMS
(3) (4)
X X 1 X
CB8 CB8 X X 0 1 (y = 8)
PJ.3/ 3 PJ.x (I/O)
(2)
I: 0; O: 1 0 0 0
ACLK/ ACLK 1 1 0 0
TCK/ TCK
(3) (4)
X X 1 X
CB9 CB9 X X 0 1 (y = 9)
(1) X = Don't care
(2) Default condition
(3) The pin direction is controlled by the JTAG module.
(4) In JTAG mode, pullups are activated automatically on TMS, TCK, and TDI/TCLK. PJREN.x are do not care.
(5) MSP430F51x2 device only.
Copyright © 2010–2014, Texas Instruments Incorporated Submit Documentation Feedback 85
Product Folder Links: MSP430F5172 MSP430F5152 MSP430F5132 MSP430F5171 MSP430F5151 MSP430F5131