Datasheet

P1.0/PM_UCA0CLK/PM_UCB0STE/A0/CB0
P1.1/PM_UCA0TXD/PM_UCA0SIMO/A1/CB1
P1.2/PM_UCA0RXD/PM_UCA0SOMI/A2/CB2
P1.3/PM_UCB0CLK/PM_UCA0STE/A3/CB3
P1.4/PM_UCB0SIMO/PM_UCB0SDA/A4/CB4
P1.5/PM_UCB0SOMI/PM_UCB0SCL/A5/CB5
Direction
0: Input
1: Output
P1SEL.x
1
0
P1DIR.x
P1IN.x
P1IRQ.x
EN
To Port Mapping
1
0
From Port Mapping
P1OUT.x
Interrupt
Edge
Select
Q
EN
Set
P1SEL.x
P1IES.x
P1IFG.x
P1IE.x
1
0
DV
SS
DV
CC
Pad Logic
1
P1DS.x
0: Low drive
1: High drive
D
Pad Logic
To Comparator_B
From Comparator_B
Pad Logic
To ADC10
INCHx = x
From Port Mapping
Bus
Holder
P1REN.x
CBPD.y
P1MAP.x = PMAP_ANALOG
MSP430F5172, MSP430F5152, MSP430F5132
MSP430F5171, MSP430F5151, MSP430F5131
SLAS619K –AUGUST 2010–REVISED JANUARY 2014 www.ti.com
INPUT/OUTPUT SCHEMATICS
Port P1, P1.0 to P1.5, Input/Output With Schmitt Trigger
72 Submit Documentation Feedback Copyright © 2010–2014, Texas Instruments Incorporated
Product Folder Links: MSP430F5172 MSP430F5152 MSP430F5132 MSP430F5171 MSP430F5151 MSP430F5131