Datasheet

MSP430F23x

MSP430F24x(1)

MSP430F2410

SLAS547I –JUNE 2007–REVISED DECEMBER 2012

www.ti.com

Timer_B3 (MSP430F23x Devices)

Timer_B3 is a 16-bit timer/counter with three capture/compare registers. Timer_B3 can support multiple

capture/compares, PWM outputs, and interval timing. Timer_B3 also has extensive interrupt capabilities.

Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare

registers.

Table 18. Timer_B3 Signal Connections

DEVICE INPUT MODULE INPUT MODULE OUTPUT OUTPUT PIN

INPUT PIN NUMBER MODULE BLOCK

SIGNAL NAME SIGNAL NUMBER

43 - P4.7 TBCLK TBCLK

ACLK ACLK

Timer NA

SMCLK SMCLK

43 - P4.7 TBCLK INCLK

36 - P4.0 TB0 CCI0A 36 - P4.0

36 - P4.0 TB0 CCI0B ADC12 (internal)

CCR0 TB0

GND

37 - P4.1 TB1 CCI1A 37 - P4.1

37 - P4.1 TB1 CCI1B ADC12 (internal)

CCR1 TB1

GND

38 - P4.2 TB2 CCI2A 38 - P4.2

38 - P4.2 TB2 CCI2B

CCR2 TB2

GND

Universal Serial Communications Interface (USCI)

The USCI modules are used for serial data communication. The USCI module supports synchronous

communication protocols, such as SPI (3 or 4 pin) or I

C, and asynchronous combination protocols, such as

UART, enhanced UART with automatic baudrate detection (LIN), and IrDA.

The USCI A module provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

The USCI B module provides support for SPI (3 or 4 pin) and I

Comparator_A+

The primary function of the comparator_A+ module is to support precision slope analog-to-digital conversions,

battery-voltage supervision, and monitoring of external analog signals.

ADC12 (MSP430F23x, MSP430F24x, and MSP430F2410 Devices)

The ADC12 module supports fast, 12-bit analog-to-digital conversions. The module implements a 12-bit SAR

core, sample select control, reference generator, and a 16-word conversion-and-control buffer. The conversion-

and-control buffer allows up to 16 independent ADC samples to be converted and stored without any CPU

intervention.