Datasheet

P2.0/ACLK/CA2
P2.1/TAINCLK/CA3
P2.2/CAOUT/TA0/CA4
P2.3/CA0/TA1
P2.4/CA1/TA2
Direction
0: Input
1: Output
P2SEL.x
P2DIR.x
P2IN.x
P2IRQ.x
D
EN
Module X IN
Module X OUT
P2OUT.x
Interrupt
Edge Select
Q
EN
Set
P2SEL.x
P2IES.x
P2IFG.x
P2IE.x
DVSS
DVCC
P2REN.x
Pad Logic
1
1
0
1
0
1
0
Bus
Keeper
EN
CAPD.x
From
Comparator_A
To
Comparator_A
MSP430F23x0
SLAS518E –AUGUST 2006– REVISED AUGUST 2011 www.ti.com
Port P2 Pin Schematic: P2.0 to P2.4, Input/Output With Schmitt Trigger
46 Copyright © 2006–2011, Texas Instruments Incorporated