Datasheet

Bus
Keeper
EN
Direction
0: Input
1: Output
P4SEL.x
1
0
P4DIR.x
P4IN.x
D
EN
Module X IN
1
0
Module X OUT
P4OUT.x
P4.0/TB0
P4.1/TB1
P4.2/TB2
1
0
DVSS
DVCC
P4REN.x
Pad Logic
1
P4DIR.6
P4SEL.6
ADC10AE1.7
P4.6/TBOUTH/A15/OA1I3
Timer_B Output Tristate Logic
MSP430F22x2
MSP430F22x4
SLAS504G –JULY 2006–REVISED AUGUST 2012 www.ti.com
Port P4 Pin Schematic: P4.0 to P4.2, Input/Output With Schmitt Trigger
Table 34. Port P4 (P4.0 to P4.2) Pin Functions
CONTROL BITS/SIGNALS
PIN NAME (P4.x) x FUNCTION
P4DIR.x P4SEL.x
P4.0
(1)
(I/O) I: 0; O: 1 0
P4.0/TB0 0 Timer_B3.CCI0A 0 1
Timer_B3.TB0 1 1
P4.1
(1)
(I/O) I: 0; O: 1 0
P4.1/TB1 1 Timer_B3.CCI1A 0 1
Timer_B3.TB1 1 1
P4.2
(1)
(I/O) I: 0; O: 1 0
P4.2/TB2 2 Timer_B3.CCI2A 0 1
Timer_B3.TB2 1 1
(1) Default after reset (PUC/POR)
72 Copyright © 2006–2012, Texas Instruments Incorporated