Datasheet

From JTAG
From JTAG (TDO)
Bus
Keeper
EN
Direction
0: Input
1: Output
P1SEL.7
1
0
P1DIR.7
P1IN.7
P1IRQ.7
D
EN
Module X IN
1
0
Module X OUT
P1OUT.7
Interrupt
Edge
Select
Q
EN
Set
P1SEL.7
P1IES.7
P1IFG.7
P1IE.7
P1.7/TA2/TDO/TDI
1
0
DVSS
DVCC
P1REN.7
To JTAG
From JTAG
1
Pad Logic
MSP430F22x2
MSP430F22x4
SLAS504G –JULY 2006–REVISED AUGUST 2012 www.ti.com
Port P1 Pin Schematic: P1.7, Input/Output With Schmitt Trigger and In-System Access Features
Table 23. Port P1 (P1.7) Pin Functions
CONTROL BITS/SIGNALS
(1)
PIN NAME (P1.x) x FUNCTION
P1DIR.x P1SEL.x 4-Wire JTAG
P1.7
(2)
(I/O) I: 0; O: 1 0 0
P1.7/TA2/TDO/TDI 7 Timer_A3.TA2 1 1 0
TDO/TDI
(3)
X X 1
(1) X = Don't care
(2) Default after reset (PUC/POR)
(3) Function controlled by JTAG
60 Copyright © 2006–2012, Texas Instruments Incorporated