Datasheet

SD24_A Registers www.ti.com
27.3 SD24_A Registers
The SD24_A registers are listed in Table 27-5 (registers for channels not implemented are unavailable;
see the device-specific data sheet).
Table 27-5. SD24_A Registers
Register Short Form Register Type Address Initial State
SD24_A Control SD24CTL Read/write 0100h Reset with PUC
SD24_A Interrupt Vector SD24IV Read/write 0110h Reset with PUC
SD24_A Analog Enable
(1)
SD24AE Read/write 0B7h Reset with PUC
SD24_A Channel 0 Control SD24CCTL0 Read/write 0102h Reset with PUC
SD24_A Channel 0 Conversion Memory SD24MEM0 Read/write 0112h Reset with PUC
SD24_A Channel 0 Input Control SD24INCTL0 Read/write 0B0h Reset with PUC
SD24_A Channel 0 Preload SD24PRE0 Read/write 0B8h Reset with PUC
SD24_A Channel 1 Control SD24CCTL1 Read/write 0104h Reset with PUC
SD24_A Channel 1 Conversion Memory SD24MEM1 Read/write 0114h Reset with PUC
SD24_A Channel 1 Input Control SD24INCTL1 Read/write 0B1h Reset with PUC
SD24_A Channel 1 Preload SD24PRE1 Read/write 0B9h Reset with PUC
SD24_A Channel 2 Control SD24CCTL2 Read/write 0106h Reset with PUC
SD24_A Channel 2 Conversion Memory SD24MEM2 Read/write 0116h Reset with PUC
SD24_A Channel 2 Input Control SD24INCTL2 Read/write 0B2h Reset with PUC
SD24_A Channel 2 Preload SD24PRE2 Read/write 0BAh Reset with PUC
SD24_A Channel 3 Control SD24CCTL3 Read/write 0108h Reset with PUC
SD24_A Channel 3 Conversion Memory SD24MEM3 Read/write 0118h Reset with PUC
SD24_A Channel 3 Input Control SD24INCTL3 Read/write 0B3h Reset with PUC
SD24_A Channel 3 Preload SD24PRE3 Read/write 0BBh Reset with PUC
SD24_A Channel 4 Control SD24CCTL4 Read/write 010Ah Reset with PUC
SD24_A Channel 4 Conversion Memory SD24MEM4 Read/write 011Ah Reset with PUC
SD24_A Channel 4 Input Control SD24INCTL4 Read/write 0B4h Reset with PUC
SD24_A Channel 4 Preload SD24PRE4 Read/write 0BCh Reset with PUC
SD24_A Channel 5 Control SD24CCTL5 Read/write 010Ch Reset with PUC
SD24_A Channel 5 Conversion Memory SD24MEM5 Read/write 011Ch Reset with PUC
SD24_A Channel 5 Input Control SD24INCTL5 Read/write 0B5h Reset with PUC
SD24_A Channel 5 Preload SD24PRE5 Read/write 0BDh Reset with PUC
SD24_A Channel 6 Control SD24CCTL6 Read/write 010Eh Reset with PUC
SD24_A Channel 6 Conversion Memory SD24MEM6 Read/write 011Eh Reset with PUC
SD24_A Channel 6 Input Control SD24INCTL6 Read/write 0B6h Reset with PUC
SD24_A Channel 6 Preload SD24PRE6 Read/write 0BEh Reset with PUC
(1)
Not implemented on all devices; see the device-specific data sheet.
632
SD24_A SLAU144J–December 2004–Revised July 2013
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated