Datasheet

ADC12 Registers

www.ti.com

REFON Bit 5 Reference generator on

0 Reference off

1 Reference on

ADC12ON Bit 4 ADC12 on

0 ADC12 off

1 ADC12 on

ADC12OVIE Bit 3 ADC12MEMx overflow-interrupt enable. The GIE bit must also be set to enable the interrupt.

0 Overflow interrupt disabled

1 Overflow interrupt enabled

ADC12TOVIE Bit 2 ADC12 conversion-time-overflow interrupt enable. The GIE bit must also be set to enable the interrupt.

0 Conversion time overflow interrupt disabled

1 Conversion time overflow interrupt enabled

ENC Bit 1 Enable conversion

0 ADC12 disabled

1 ADC12 enabled

ADC12SC Bit 0 Start conversion. Software-controlled sample-and-conversion start. ADC12SC and ENC may be set together

with one instruction. ADC12SC is reset automatically.

0 No sample-and-conversion-start

1 Start sample-and-conversion

576

ADC12 SLAU144J–December 2004–Revised July 2013

Submit Documentation Feedback