Datasheet

Start bit Error [%]=
( )
baud rate
BRCLK
×
( )
( )
0+1 ×UxBR+1 –1 ×100%=2.54%
Data bit D0 Error [%]=
( )
baud rate
BRCLK
×
( )
( )
1+1 ×UxBR+2 –2 ×100%=5.08%
Data bit D1 Error [%]=
( )
baud rate
BRCLK
×
( )
( )2+1 ×UxBR+2 –3 ×100%=0.29%
Data bit D2 Error [%]=
( )
baud rate
BRCLK
×
( )
( )3+1 ×UxBR+3 –4 ×100%=2.83%
Data bit D3 Error [%]=
( )
baud rate
BRCLK
×
( )
( )4+1 ×UxBR+3 –5 ×100%=-1.95%
Data bit D4 Error [%]=
( )
baud rate
BRCLK
×
( )
( )
5+1 ×UxBR+4 –6 ×100%=0.59%
Data bit D5 Error [%]=
( )
baud rate
BRCLK
×
( )
( )6+1 ×UxBR+5 –7 ×100%=3.13%
Data bit D6 Error [%]=
( )
baud rate
BRCLK
×
( )
( )7+1 ×UxBR+5 –8 ×100%=-1.66%
Data bit D7 Error [%]=
( )
baud rate
BRCLK
×
( )
( )
8+1 ×UxBR+6 –9 ×100%=0.88%
Parity bit Error [%]=
( )
baud rate
BRCLK
×
( )
( )
9+1 ×UxBR+7 –10 × 100%=3.42%
Stop bit 1 Error [%]=
( )
baud rate
BRCLK
×
( )
( )10+1 ×UxBR+7 –11 ×100%=-1.37%
USART Operation: UART Mode www.ti.com
The results show the maximum per-bit error to be 5.08% of a BITCLK period.
484
USART Peripheral Interface, UART Mode SLAU144J–December 2004–Revised July 2013
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated