Datasheet

S SLA/W
A
DATA
A
P or S
Reception of own
address and data
bytes. All are
acknowledged.
UCBxRXIFG=1
DATADATA
A A
UCTXNACK=1
Refer to:
”Slave Transmitter”
Timing Diagram
Bus not stalled even if
UCBxRXBUF not read
P or SDATA
A
A
Arbitration lost as
master and
addressed as slave
UCALIFG=1
UCMST=0
UCTR=0 (Receiver)
UCSTTIFG=1
(UCGC=1 if general call)
UCBxTXIFG=0
UCSTPIFG=0
Last byte is not
acknowledged.
UCTR=0 (Receiver)
UCSTTIFG=1
UCSTPIFG=0
Gen Call
A
UCTR=0 (Receiver)
UCSTTIFG=1
UCGC=1
Reception of the
general call
address.
UCTXNACK=0
Bus stalled
(SCL held low)
if UCBxRXBUF not read
Read data from UCBxRXBUF
www.ti.com USCI Operation: I
2
C Mode
Figure 17-10. I
2
C Slave Receiver Mode
457
SLAU144J–December 2004–Revised July 2013
Universal Serial Communication Interface, I
2
C Mode
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated