Datasheet

USCI Registers: UART Mode

www.ti.com

15.4.14 UC1IE, USCI_A1 Interrupt Enable Register

7 6 5 4 3 2 1 0

Unused UCA1TXIE UCA1RXIE

rw-0 rw-0 rw-0 rw-0 rw-0 rw-0

Unused Bits 7-4 Unused

Bits 3-2 These bits may be used by other USCI modules (see the device-specific data sheet).

UCA1TXIE Bit 1 USCI_A1 transmit interrupt enable

0 Interrupt disabled

1 Interrupt enabled

UCA1RXIE Bit 0 USCI_A1 receive interrupt enable

0 Interrupt disabled

1 Interrupt enabled

15.4.15 UC1IFG, USCI_A1 Interrupt Flag Register

7 6 5 4 3 2 1 0

Unused UCA1TXIFG UCA1RXIFG

rw-0 rw-0 rw-0 rw-0 rw-1 rw-0

Unused Bits 7-4 Unused

Bits 3-2 These bits may be used by other USCI modules (see the device-specific data sheet).

UCA1TXIFG Bit 1 USCI_A1 transmit interrupt flag. UCA1TXIFG is set when UCA1TXBUF is empty.

0 No interrupt pending

1 Interrupt pending

UCA1RXIFG Bit 0 USCI_A1 receive interrupt flag. UCA1RXIFG is set when UCA1RXBUF has received a complete character.

0 No interrupt pending

1 Interrupt pending

434

Universal Serial Communication Interface, UART Mode SLAU144J–December 2004–Revised July 2013

Submit Documentation Feedback