Datasheet

8/16 Bit Shift Register
USIGE USIOE
SDI
SCLK
Set USIIFG
0
1
USICKPL
USICNTx
Shift Clock
USICKPH
USISSELx
SMCLK
SMCLK
SCLK
ACLK
000
001
010
011
TA1
TA2
USISWCLK
TA0
100
101
110
111
Clock Divider
/1/2/4/8... /128
USIDIVx
0
1
USICLK
HOLD
USIIFG
USIMST
SDO
USI16B
D
G
Q
EN
ENUSISWRST
USILSB
USIPE6
USIPE7
USIPE5
USISR
Bit Counter
USIIFGCC
USII2C = 0
www.ti.com USI Introduction
Figure 14-1. USI Block Diagram: SPI Mode
397
SLAU144J–December 2004–Revised July 2013 Universal Serial Interface (USI)
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated