Datasheet

Divider
/1/2/4/8
DIVAx
MCLK
CPUOFF
LFXT1CLK
DCOCLK
XIN
XOUT
Divider
/1/2/4/8
DIVMx
SMCLK
SCG1
DIVSx
ACLK
Main System Clock
Auxillary Clock
Sub System Clock
DCO
DCOx
DC
Generator
SCG0 RSELx
off
SELS
1
0
SELMx
00
01
10
11
1
0
1
0
Divider
/1/2/4/8
Modulator
1
0
n
n+1
XTS
XCAPx
LFXT1 Oscillator
LF
0 V
LFOff
0 V
Min. Puls
Filter
LFXT1Sx
MODx
else
10
Min. Pulse
Filter
Internal
LP/LF
VLOCLK
XT2IN
XT2OUT
XT2OFF
XT
Min. Pulse
Filter
Connected only when
XT2 not present on−chip
XT2S
VCC
1
0
DCOR
Oscillator
†
XT1Off
XT2 Oscillator
Rosc
OSCOFF
XT
†
Basic Clock Module+ Introduction www.ti.com
Figure 5-1. Basic Clock Module+ Block Diagram − MSP430F2xx
NOTE: † Device-Specific Clock Variations
Not all clock features are available on all MSP430x2xx devices:
MSP430G22x0: LFXT1 is not present, XT2 is not present, ROSC is not supported.
MSP430F20xx, MSP430G2xx1, MSP430G2xx2, MSP430G2xx3: LFXT1 does not support
HF mode, XT2 is not present, ROSC is not supported.
MSP430x21x1: Internal LP/LF oscillator is not present, XT2 is not present, ROSC is not
supported.
MSP430x21x2: XT2 is not present.
MSP430F22xx, MSP430x23x0: XT2 is not present.
274
Basic Clock Module+ SLAU144J–December 2004–Revised July 2013
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated