Datasheet

Instruction Set Description www.ti.com
4.6.2.45 SETZ
* SETZ Set zero bit
SETZ
Syntax
Operation 1 → N
BIS #2,SR
Emulation
Description The zero bit (Z) is set.
Status Bits N: Not affected
Z: Set
C: Not affected
V: Not affected
Mode Bits OSCOFF, CPUOFF, and GIE are not affected.
208
CPUX SLAU144J–December 2004–Revised July 2013
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated