Datasheet

www.ti.com
4-16. Indexed Mode in Upper Memory....................................................................................... 128
4-17. Overflow and Underflow for Indexed Mode........................................................................... 129
4-18. Symbolic Mode Running in Lower 64KB.............................................................................. 132
4-19. Symbolic Mode Running in Upper Memory .......................................................................... 133
4-20. Overflow and Underflow for Symbolic Mode ......................................................................... 134
4-21. MSP430 Double-Operand Instruction Format........................................................................ 142
4-22. MSP430 Single-Operand Instructions................................................................................. 143
4-23. Format of Conditional Jump Instructions.............................................................................. 144
4-24. Extension Word for Register Modes................................................................................... 147
4-25. Extension Word for Non-Register Modes............................................................................. 149
4-26. Example for Extended Register/Register Instruction................................................................ 150
4-27. Example for Extended Immediate/Indexed Instruction.............................................................. 150
4-28. Extended Format I Instruction Formats ............................................................................... 152
4-29. 20-Bit Addresses in Memory ........................................................................................... 152
4-30. Extended Format II Instruction Format................................................................................ 153
4-31. PUSHM/POPM Instruction Format .................................................................................... 154
4-32. RRCM, RRAM, RRUM, and RLAM Instruction Format ............................................................. 154
4-33. BRA Instruction Format ................................................................................................. 154
4-34. CALLA Instruction Format .............................................................................................. 154
4-35. Decrement Overlap ...................................................................................................... 180
4-36. Stack After a RET Instruction .......................................................................................... 199
4-37. Destination Operand—Arithmetic Shift Left .......................................................................... 201
4-38. Destination Operand—Carry Left Shift................................................................................ 202
4-39. Rotate Right Arithmetically RRA.B and RRA.W ..................................................................... 203
4-40. Rotate Right Through Carry RRC.B and RRC.W.................................................................... 204
4-41. Swap Bytes in Memory.................................................................................................. 211
4-42. Swap Bytes in a Register ............................................................................................... 211
4-43. Rotate Left Arithmetically—RLAM[.W] and RLAM.A ................................................................ 238
4-44. Destination Operand-Arithmetic Shift Left ............................................................................ 239
4-45. Destination Operand-Carry Left Shift.................................................................................. 240
4-46. Rotate Right Arithmetically RRAM[.W] and RRAM.A ............................................................... 241
4-47. Rotate Right Arithmetically RRAX(.B,.A) – Register Mode......................................................... 243
4-48. Rotate Right Arithmetically RRAX(.B,.A) – Non-Register Mode ................................................... 243
4-49. Rotate Right Through Carry RRCM[.W] and RRCM.A.............................................................. 244
4-50. Rotate Right Through Carry RRCX(.B,.A) – Register Mode ....................................................... 246
4-51. Rotate Right Through Carry RRCX(.B,.A) – Non-Register Mode ................................................. 246
4-52. Rotate Right Unsigned RRUM[.W] and RRUM.A.................................................................... 247
4-53. Rotate Right Unsigned RRUX(.B,.A) – Register Mode ............................................................. 248
4-54. Swap Bytes SWPBX.A Register Mode................................................................................ 252
4-55. Swap Bytes SWPBX.A In Memory .................................................................................... 252
4-56. Swap Bytes SWPBX[.W] Register Mode ............................................................................. 253
4-57. Swap Bytes SWPBX[.W] In Memory .................................................................................. 253
4-58. Sign Extend SXTX.A .................................................................................................... 254
4-59. Sign Extend SXTX[.W] .................................................................................................. 254
5-1. Basic Clock Module+ Block Diagram − MSP430F2xx .............................................................. 274
5-2. Basic Clock Module+ Block Diagram − MSP430AFE2xx........................................................... 275
5-3. Off Signals for the LFXT1 Oscillator................................................................................... 277
5-4. Off Signals for Oscillator XT2 .......................................................................................... 277
5-5. On/Off Control of DCO .................................................................................................. 278
13
SLAU144J–December 2004–Revised July 2013 List of Figures
Submit Documentation Feedback
Copyright © 2004–2013, Texas Instruments Incorporated