Datasheet

Direction
0: Input
1: Output
P1SEL.0
P1DIR.0
P1IN.0
P1IRQ.0
D
EN
Module X IN
ADC10CLK
P1OUT.0
Interrupt
Edge Select
Q
EN
Set
P1SEL.0
P1IES.0
P1IFG.x
P1IE.x
DVSS
DVCC
P1REN.0
Pad Logic
1
1
0
0
1
1
0
P1.0/TACLK/
ADC10CLK/CAOUT
1
0
from
Comparator
P1SEL2.0
Bus
Keeper
EN
MSP430F21x2
www.ti.com SLAS578J –NOVEMBER 2007– REVISED JANUARY 2012
APPLICATION INFORMATION
Port P1 Pin Schematic: P1.0, Input/Output With Schmitt Trigger
Table 18. Port P1 (P1.0) Pin Functions
CONTROL BITS / SIGNALS
PIN NAME (P1.x) x FUNCTION
P1DIR.x P1SEL.x P1SEL2.x
P1.0 (I/O) I: 0, O: 1 0 0
Timer0_A3.TACLK, Timer1_A2.TACLK 0 1 0
P1.0/TACLK/
0
ADC10CLK/CAOUT
ADC10CLK 1 1 0
CAOUT 1 1 1
Copyright © 2007–2012, Texas Instruments Incorporated Submit Documentation Feedback 49