Datasheet

Basic Clock
System+
Brownout
Protection
RST/NMI
DVCC D/AVSS
MCLK
Watchdog
WDT+
15-Bit
Timer0_A3
3 CC
Registers
16MHz
CPU
incl. 16
Registers
Emulation
2BP
JTAG
Interface
ADC10
10-bit
8 Channels
Autoscan
DTC
AVCC
SMCLK
ACLK
MDB
MAB
XIN
XOUT
RAM
512B
512B
256B
Flash
8kB
4kB
2kB
Timer1_A2
2 CC
Registers
USCI A0
UART/LIN,
IrDA, SPI
USCI B0
SPI, I2C
Port P1
8 I/O
Interrupt
capability
pullup/down
resistors
P1.x
8
P2.x
8
Port P2
8 I/O
Interrupt
capability
pullup/down
resistors
Comp_A+
P3.x
8
Port P3
8 I/O
pullup/
pulldown
resistors
Spy-Bi Wire
MSP430F21x2
SLAS578J –NOVEMBER 2007– REVISED JANUARY 2012 www.ti.com
Functional Block Diagram
4 Submit Documentation Feedback Copyright © 2007–2012, Texas Instruments Incorporated