Datasheet

MSP430F21x1
SLAS439F –SEPTEMBER 2004– REVISED AUGUST 2011 www.ti.com
Table 20. Port P2 (P2.0 to P2.5) Pin Functions
CONTROL BITS / SIGNALS
(1)
PIN NAME (P2.x) x FUNCTION
P2DIR.x P2SEL.x CAPD.x
P2.0
(2)
(I/O) I: 0; O: 1 0 0
P2.0/ACLK/CA2 0 ACLK 1 1 0
CA2
(3)
X X 1
P2.1
(2)
(I/O) I: 0; O: 1 0 0
Timer_A3.INCLK 0 1 0
P2.1/INCLK/CA3 1
DVSS 1 1 0
CA3
(3)
X X 1
P2.2
(2)
(I/O) I: 0; O: 1 0 0
Timer_A3.CCI0B 0 1 0
P2.2/CAOUT/TA0/CA4 2
CAOUT 1 1 0
CA4
(3)
X X 1
P2.3
(2)
(I/O) I: 0; O: 1 0 0
P2.3/TA1/CA0 3 Timer_A3.TA1 1 1 0
CA0
(3)
X X 1
P2.4
(2)
(I/O) I: 0; O: 1 0 0
P2.4/TA2/CA1 4 Timer_A3.TA2 1 1 0
CA1
(3)
X X 1
P2.5
(2)
(I/O) I: 0; O: 1 0 0
P2.5/CA5 5
CA5
(3)
X X 1
(1) X = don't care
(2) Default after reset (PUC/POR)
(3) Setting theCAPD.x bit disables the output driver as well as the input Schmitt trigger to prevent parasitic cross currentswhen applying
analog signals. Selecting the CAx input pin to the comparator multiplexer with the P2CAx bits automatically disables the input buffer for
that pin, regardless of the state of the associated CAPD.x bit.
38 Copyright © 2004–2011, Texas Instruments Incorporated