Datasheet

Direction
0: Input
1: Output
P1SEL.x
1
0
P1DIR.x
P1IN.x
P1IRQ.x
D
EN
Module XIN
1
0
Module XOUT
P1OUT.x
Interrupt
Edge
Select
Q
EN
Set
P1SEL.x
P1IES.x
P1IFG.x
P1IE.x
P1.0/TACLK
P1.1/TA0
P1.2/TA1
P1.3/TA2
1
0
DVSS
DVCC
P1REN.x
Pad Logic
1
MSP430F21x1
SLAS439F –SEPTEMBER 2004– REVISED AUGUST 2011 www.ti.com
APPLICATION INFORMATION
Port P1 Pin Schematic: P1.0 to P1.3, Input/Output With Schmitt Trigger
Table 17. Port P1 (P1.0 to P1.3) Pin Functions
CONTROL BITS / SIGNALS
PIN NAME (P1.x) x FUNCTION
P1DIR.x P1SEL.x
P1.0
(1)
(I/O) I: 0; O: 1 0
P1.0/TACLK 0 TACLK 0 1
DVSS 1 1
P1.1
(1)
(I/O) I: 0; O: 1 0
P1.1/TA0 1 Timer_A3.CCI0A 0 1
Timer_A3.TA0 1 1
P1.2
(1)
(I/O) I: 0; O: 1 0
P1.2/TA1 2 Timer_A3.CCI0A 0 1
Timer_A3.TA0 1 1
P1.3
(1)
(I/O) I: 0; O: 1 0
P1.3/TA2 3 Timer_A3.CCI0A 0 1
Timer_A3.TA0 1 1
(1) Default after reset (PUC/POR)
34 Copyright © 2004–2011, Texas Instruments Incorporated