Datasheet

Bus
Keeper
EN
Direction
0: Input
1: Output
P1SEL.4
1
0
P1
DIR
.4
P1
IN
.4
P1
IRQ
.4
D
EN
Module X IN
1
0
Module X OUT
P1OUT.4
Interrupt
Edge
Select
Q
EN
Set
P1SEL.4
P1
IES
.4
P1
IFG
.4
P1
IE
.4
P1.4/
SMCLK
/A2+/
TCK
1
0
DVSS
DVCC
P1
REN
.4
SD
16AE
.4
Pad Logic
INCH
=2
A2+
To JTAG
From JTAG
1
MSP430F2013-EP
SLAS774A –JULY 2011– REVISED OCTOBER 2011 www.ti.com
Port P1 (P1.4) Pin Schematics
40 Submit Documentation Feedback Copyright © 2011, Texas Instruments Incorporated