Datasheet

Bus
Keeper
EN
Direction
0: Input
1: Output
P1SEL.0
1
0
P1
DIR
.0
P1
IN
.0
P1
IRQ
.0
D
EN
Module X IN
1
0
Module X OUT
P1OUT.0
Interrupt
Edge
Select
Q
EN
Set
P1SEL.0
P1
IES
.0
P1
IFG
.0
P1
IE
.0
P1.0/
TACLK
/
ACLK
/A0+
1
0
DVSS
DVCC
P1
REN
.0
SD
16AE
.0
Pad Logic
INCH
=0
A0+
1
MSP430F2013-EP
www.ti.com SLAS774A –JULY 2011– REVISED OCTOBER 2011
APPLICATION INFORMATION
Port P1 (P1.0) Pin Schematics
Copyright © 2011, Texas Instruments Incorporated Submit Documentation Feedback 35