Datasheet

  
  
SLAS491A − AUGUST 2005 − REVISED OCTOBER 2005
74
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
Port P1 (P1.6) pin schematics, MSP430x20x3
Bus
Keeper
EN
Direction
0: Input
1: Output
1
0P1DIR.6
P1IN.6
P1IRQ.6
D
EN
Module X IN
1
0
Module X OUT
P1OUT.6
Interrupt
Edge
Select
Q
EN
Set
P1SEL.6
P1IES.6
P1IFG.6
P1.6/TA1/SDO/SCL/A3+/TDI
1
0
DVSS
DVCC
P1REN.6
SD16AE.6
Pad Logic
P1SEL.6
USIPE6
USI Module Direction
USI Module Output
(I
2
C Mode
)
INCH=3
A3+
1
To JTAG
From JTAG
P1IE.6