Datasheet

  
  
SLAS491A − AUGUST 2005 − REVISED OCTOBER 2005
67
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Port P1 (P1.0) pin schematics, MSP430x20x3
Bus
Keeper
EN
Direction
0: Input
1: Output
P1SEL.0
1
0
P1DIR.0
P1IN.0
P1IRQ.0
D
EN
Module X IN
1
0
Module X OUT
P1OUT.0
Interrupt
Edge
Select
Q
EN
Set
P1SEL.0
P1IES.0
P1IFG.0
P1IE.0
P1.0/TACLK/ACLK/A0+
1
0
DVSS
DVCC
P1REN.0
SD16AE.0
Pad Logic
INCH=0
A0+
1