Datasheet

  
  
SLAS491A − AUGUST 2005 − REVISED OCTOBER 2005
57
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Port P1 (P1.0 to P1.2) pin schematics, MSP430x20x2
Bus
Keeper
EN
Direction
0: Input
1: Output
P1SEL.x
1
0
P1DIR.x
P1IN.x
P1IRQ.x
D
EN
Module X IN
1
0
Module X OUT
P1OUT.x
Interrupt
Edge
Select
Q
EN
Set
P1SEL.x
P1IES.x
P1IFG.x
P1IE.x
P1.0/TACLK/ACLK/A0
P1.1/TA0/A1
P1.2/TA1/A2
1
0
DVSS
DVCC
P1REN.x
ADC10AE.x
Pad Logic
INCHx = x
To ADC 10
1